{"id":396093,"date":"2024-10-20T04:22:50","date_gmt":"2024-10-20T04:22:50","guid":{"rendered":"https:\/\/pdfstandards.shop\/product\/uncategorized\/ieee-1005-1998\/"},"modified":"2024-10-26T08:09:44","modified_gmt":"2024-10-26T08:09:44","slug":"ieee-1005-1998","status":"publish","type":"product","link":"https:\/\/pdfstandards.shop\/product\/publishers\/ieee\/ieee-1005-1998\/","title":{"rendered":"IEEE 1005-1998"},"content":{"rendered":"

Revision Standard – Inactive-Withdrawn. This standard describes the underlying physics and the operation of floating gate memory arrays, specifically, UV erasable EPROM, byte rewritable E 2 PROMs, and block rewritableflash EEPROMs. In addition, reliability hazards are covered with focus on retention, endurance,and disturb. There are also clauses on the issues of testing floating gate arrays and their hardness to ionizing radiation.<\/p>\n

PDF Catalog<\/h4>\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n
PDF Pages<\/th>\nPDF Title<\/th>\n<\/tr>\n
1<\/td>\nTitle Page <\/td>\n<\/tr>\n
3<\/td>\nIntroduction
Participants <\/td>\n<\/tr>\n
5<\/td>\nCONTENTS <\/td>\n<\/tr>\n
7<\/td>\n1. Overview
1.1 Scope
1.2 Document organization <\/td>\n<\/tr>\n
8<\/td>\n1.3 Basic physics of floating gate nonvolatile devices <\/td>\n<\/tr>\n
23<\/td>\n1.4 Introduction to floating gate memory arrays <\/td>\n<\/tr>\n
24<\/td>\n2. References <\/td>\n<\/tr>\n
25<\/td>\n3. Definitions, abbreviations and acronyms, and symbols
3.1 Definitions <\/td>\n<\/tr>\n
32<\/td>\n3.2 Acronyms and abbreviations <\/td>\n<\/tr>\n
33<\/td>\n3.3 Symbols
4. Basic floating gate FET types
4.1 Background <\/td>\n<\/tr>\n
34<\/td>\n4.2 EPROM <\/td>\n<\/tr>\n
46<\/td>\n4.3 E2PROM <\/td>\n<\/tr>\n
50<\/td>\n4.4 Flash memory cells <\/td>\n<\/tr>\n
81<\/td>\n5. Reliability considerations
5.1 Background
5.2 Failure rate components unique to floating gate devices <\/td>\n<\/tr>\n
82<\/td>\n5.3 MOS failure mechanisms
5.4 Effect of retention on failure rate <\/td>\n<\/tr>\n
84<\/td>\n5.5 Effect of endurance on failure rate <\/td>\n<\/tr>\n
85<\/td>\n5.6 Determination of composite failure rate
5.7 Calculation of the composite failure rate <\/td>\n<\/tr>\n
87<\/td>\n5.8 Conclusion
6. Retention
6.1 Background <\/td>\n<\/tr>\n
88<\/td>\n6.2 Concept of retention <\/td>\n<\/tr>\n
90<\/td>\n6.3 Verification of retention <\/td>\n<\/tr>\n
91<\/td>\n6.4 Discharge of capacitor by F-N tunneling <\/td>\n<\/tr>\n
92<\/td>\n7. Endurance
7.1 Background
7.2 Endurance concept <\/td>\n<\/tr>\n
95<\/td>\n7.3 Endurance rating objectives <\/td>\n<\/tr>\n
96<\/td>\n7.4 Endurance verification approaches <\/td>\n<\/tr>\n
98<\/td>\n8. Disturbs
8.1 Introduction
8.2 Basic disturb mechanisms <\/td>\n<\/tr>\n
102<\/td>\n8.3 Program and erase disturbs <\/td>\n<\/tr>\n
105<\/td>\n8.4 Effects enhancing disturbs <\/td>\n<\/tr>\n
106<\/td>\n9. Testing methodology
9.1 Background
9.2 Failure definition <\/td>\n<\/tr>\n
107<\/td>\n9.3 Methods of tests
9.4 Write conditions <\/td>\n<\/tr>\n
109<\/td>\n9.5 Power-supply sequence of EEPROMs
9.6 Test patterns <\/td>\n<\/tr>\n
110<\/td>\n9.7 Retention test conditions <\/td>\n<\/tr>\n
111<\/td>\n9.8 Endurance test conditions <\/td>\n<\/tr>\n
112<\/td>\n9.9 Appendix <\/td>\n<\/tr>\n
114<\/td>\n10. Ionizing radiation effects on floating gate memory ICs
10.1 Radiation effects background <\/td>\n<\/tr>\n
116<\/td>\n10.2 Measurement of radiation effects <\/td>\n<\/tr>\n
117<\/td>\n10.3 Total dose tests <\/td>\n<\/tr>\n
118<\/td>\n10.4 Dose-rate tests <\/td>\n<\/tr>\n
120<\/td>\n10.5 SEP tests <\/td>\n<\/tr>\n
121<\/td>\n11. Other nonvolatile semiconductor structures
11.1 Background
11.2 Other semiconductor nonvolatile technologies <\/td>\n<\/tr>\n
122<\/td>\n11.3 Non-memory applications of nonvolatile floating gate technology <\/td>\n<\/tr>\n
123<\/td>\n12. Bibliography <\/td>\n<\/tr>\n<\/table>\n","protected":false},"excerpt":{"rendered":"

IEEE Standard for Definitions, Symbols, and Characterization of Floating Gate Memory Arrays<\/b><\/p>\n\n\n\n\n
Published By<\/td>\nPublication Date<\/td>\nNumber of Pages<\/td>\n<\/tr>\n
IEEE<\/b><\/a><\/td>\n1998<\/td>\n129<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n","protected":false},"featured_media":396096,"template":"","meta":{"rank_math_lock_modified_date":false,"ep_exclude_from_search":false},"product_cat":[2644],"product_tag":[],"class_list":{"0":"post-396093","1":"product","2":"type-product","3":"status-publish","4":"has-post-thumbnail","6":"product_cat-ieee","8":"first","9":"instock","10":"sold-individually","11":"shipping-taxable","12":"purchasable","13":"product-type-simple"},"_links":{"self":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product\/396093","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product"}],"about":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/types\/product"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media\/396096"}],"wp:attachment":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media?parent=396093"}],"wp:term":[{"taxonomy":"product_cat","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_cat?post=396093"},{"taxonomy":"product_tag","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_tag?post=396093"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}